

This listing of claims replaces all prior versions, and listings of claims in the instant application:

Listing of Claims:

1. (Currently amended) A method comprising:
allocating registers;
building a trace comprising basic blocks; and
scheduling instructions within said trace after said allocating registers comprising:
moving a first instruction from a home block of
said basic blocks to a destination block of said basic
blocks; and
generating compensation code comprising:
creating a compensation basic block; and
inserting a copy of said first instruction in
said compensation basic block.
2. (Original) The method of Claim 1 wherein said scheduling instructions comprises moving instructions between said basic blocks.
3. (Original) The method of Claim 1 further comprising building a control flow graph comprising said basic blocks.
4. (Original) The method of Claim 3 wherein said control flow graph comprises an off trace basic block.
5. (Original) The method of Claim 4 wherein said scheduling instructions comprises recognizing data dependencies from said off trace basic block.
6. (Original) The method of Claim 1 wherein said scheduling instructions comprises computing height information of said instructions.

7. (Original) The method of Claim 6 wherein said height information is computed using execution probabilities of said basic blocks.

8. (Original) The method of Claim 6 wherein said height information is computed using adjusted execution times of said instructions.

9. (Original) The method of Claim 1 wherein said scheduling instructions comprises computing an adjusted execution time of an instruction of said instructions by multiplying an execution time of said instruction by an execution probability factor.

10. (Canceled)

11. (Original) The method of Claim 1 wherein said scheduling instructions comprises:

building a trace block comprising said instructions;
scheduling said instructions within said trace block;

and

moving said instructions from said trace block to said basic blocks.

12. (Currently amended) A method comprising:
allocating registers;

building a trace after said allocating registers, said trace comprising basic blocks comprising instructions;

building a trace block comprising said instructions;
scheduling said instructions within said trace block;

and

moving said instructions from said trace block to said basic blocks comprising:

moving a first instruction from a home block of
said basic blocks to a destination block of said basic
blocks; and

generating compensation code comprising:

creating a compensation basic block; and
inserting a copy of said first instruction in
said compensation basic block.

13. (Original) The method of Claim 12 wherein said building a trace block comprises inserting a join instruction into said trace block, said join instruction being a delimiter for a first basic block of said basic blocks.

14. (Original) The method of Claim 13 further comprising updating a use set of said join instruction with a `global_live_in` for an off trace basic block.

15. (Original) The method of Claim 14 wherein said `global_live_in` is a set of registers which contain live values when entering said off trace basic block.

16. (Original) The method of Claim 15 wherein an instruction of said instructions which defines a value in said set of registers is not moved past said join instruction during said scheduling said instructions.

17. (Original) The method of Claim 12 wherein said scheduling said instructions comprises computing height information of said instructions.

18. (Original) The method of Claim 17 wherein said height information is computed using execution probabilities of said basic blocks.

19. (Currently amended) A system comprising:
a processor; and
a memory having a method of scheduling instructions therein, wherein upon execution of said method, said method comprises:
allocating registers;

building a trace comprising basic blocks; and
scheduling instructions within said trace after said
allocating registers comprising:

moving a first instruction from a home block of
said basic blocks to a destination block of said basic
blocks; and

generating compensation code comprising:

creating a compensation basic block; and

inserting a copy of said first instruction in
said compensation basic block.

20. (Original) The system of Claim 19 wherein said
scheduling instructions comprises moving instructions
between said basic blocks.

21. (Original) The system of Claim 19 wherein said
method further comprising building a control flow graph
comprising said basic blocks.

22. (Original) The system of Claim 21 wherein said
control flow graph comprises an off trace basic block.

23. (Original) The system of Claim 22 wherein said
scheduling instructions comprises recognizing data
dependencies from said off trace basic block.

24. (Original) The system of Claim 19 wherein said
scheduling instructions comprises computing height
information of said instructions.

25. (Original) The system of Claim 24 wherein said
height information is computed using execution probabilities
of said basic blocks.

26. (Original) The system of Claim 24 wherein said
height information is computed using adjusted execution
times of said instructions.

27. (Canceled)

28. (Currently amended) A computer system comprising:
means for allocating registers;
means for building a trace comprising basic blocks; and
means for scheduling instructions within said trace
after said registers are allocated by said means for
allocating comprising:

means for moving a first instruction from a home
block of said basic blocks to a destination block of
said basic blocks; and

means for generating compensation code comprising:

means for creating a compensation basic
block; and

means for inserting a copy of said first
instruction in said compensation basic block.

29. (Currently amended) A computer program product
having a method of scheduling instructions stored therein,
wherein upon execution of said method, said method
comprises:

allocating registers;

building a trace comprising basic blocks; and

scheduling instructions within said trace after said
allocating registers comprising:

moving a first instruction from a home block of
said basic blocks to a destination block of said basic
blocks; and

generating compensation code comprising:

creating a compensation basic block; and

inserting a copy of said first instruction in
said compensation basic block.

30. (New) The method of Claim 4 wherein said
compensation basic block is created between said off trace
basic block and a successor block to said destination block.

Appl. No. 10/066,061

Amdt. dated April 15, 2005

Reply to Office Action of January 25, 2005

31. (New) The method of Claim 30, wherein prior to said generating compensation code, an incoming edge exists from said off trace basic block to said successor block.

GUNNISON, McKAY &
HODGSON, L.L.P.
Garden West Office Plaza
1900 Garden Road, Suite 220
Monterey, CA 93940
(831) 655-0880
Fax (831) 655-0888